



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/265,373	03/10/1999	HIROYUKI FUJITA	29284/481	4442

23838 7590 11/22/2002

KENYON & KENYON  
1500 K STREET, N.W., SUITE 700  
WASHINGTON, DC 20005

EXAMINER

NGUYEN, PHUONGCHAU BA

ART UNIT

PAPER NUMBER

2665

DATE MAILED: 11/22/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

*Supplemental*  
**Office Action Summary**

Application No.	Applicant(s)	
09/265,373	FUJITA ET AL.	
Examiner	Art Unit	
Phuongchau Ba Nguyen	2665	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) Responsive to communication(s) filed on 7-26-02 amendment.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) Claim(s) 1 and 2 is/are pending in the application.
  - 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1 and 2 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.
 

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) The proposed drawing correction filed on \_\_\_\_\_ is: a) approved b) disapproved by the Examiner.
 

If approved, corrected drawings are required in reply to this Office action.
- 12) The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) All b) Some \* c) None of:
    1. Certified copies of the priority documents have been received.
    2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.
- 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
  - a) The translation of the foreign language provisional application has been received.
- 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.	6) <input type="checkbox"/> Other: _____

*Claim Rejections – 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

2. Claims 1–2 are rejected under 35 U.S.C. 102(e) as being anticipated by Ball (5,583,855).

**Regarding claim 1:**

Ball discloses in figures 5–7 A multiplex conversion unit (fig.6) comprising four types of circuit packs including a high-speed interface circuit pack, a low-speed interface circuit pack, an add/drop multiplex circuit pack and a connecting circuit pack, wherein:

    said low-speed interface circuit pack (5a–5h) accommodates one or a plurality of low-speed transmission lines (STM-1 or 2Mbps) and includes an output section (VC-4 TSA 3b, 3d, 3f) for outputting a low-speed signal containing one or a plurality of time slots received from said low-speed transmission line to a plurality of high-speed interface circuit packs, and a path switch section (TSI 10a–10d) for selecting one of the low-speed signals input from said high-speed interface circuit packs for each time slot as a low-speed signal to be transmitted to one or a plurality of said low-speed transmission lines accommodated;

said high-speed interface circuit pack (2a & 3a) accommodates at least a high-speed transmission line (STM-4) and is adapted to output/input a plurality of line signals each containing a predetermined number of time slots transmitted to and received from said high-speed transmission line accommodated, a plurality of line signals input/output by other high-speed interface circuit packs, and a plurality of low-speed signals input/output by said low-speed interface circuit packs, said high-speed interface circuit pack including a time slot assignment section (VC-4 TSA 3a) having a first time slot assignment function (VC-4 TSA 3a via #3 or #4) between a plurality of line signals received from the said high-speed transmission line accommodated and output to other high-speed interface circuit packs (VC-4 TSA 3b via #3) on the one hand and the output low-speed signal (VC-4 TSA 3b via #1; col.7, lines 23-27) on the other hand, and a second time slot assignment function (VC-4 TSA 3a via #1) between a plurality of line signals input (2a) from other high-speed interface circuit packs and transmitted to the high-speed transmission line ( accommodated on the one hand and the input low-speed signal (VC-4 TSA 3b via #2; col.7, lines 23-27)on the other hand;

said add/drop multiplex circuit pack (TSI 10) is adapted to out/input a plurality of line signals input/output by each of said high-speed interface circuit packs (at P1) and a low speed signal containing one or a plurality of time slots input/output by each of the low-speed interface circuit packs (at P2, P3), said add/drop multiplex circuit pack including a time slot section (inherent at the TSI 10) having the time slot interchange function between a plurality of line signals and a plurality of low-speed signals, and a line switch section (inherent at the TSI 10) having a first line switch function for switching the line signal to be processed by said time slot interchange section and a second line switch function for switching the time slots of the line signal to be processed by said time slot interchange section using the time slot interchange function of said time slot interchange section {col.7, lines 23-27};

said connecting circuit pack (i.e., VC-4 #2 at node 1; col.8, lines 49-51) is adapted to input/output the low-speed signal input/output by the high-speed interface circuit pack as a low-speed signal input/output by another high-speed interface circuit pack; and

a plurality of high-speed interface circuit packs and a plurality of low-speed interface circuit packs are connected to each other through said connecting circuit pack in such a manner that the low-speed signals input/output by the high-speed interface circuit packs are input/output as low-speed signals input/output by another high-speed interface circuit pack.

**Regarding claim 2:**

Ball discloses in figures 5-7 a multiplex conversion unit comprising four types of circuit packs including a high-speed interface circuit pack, a low-speed interface circuit pack, an add/drop multiplex circuit pack and a connecting circuit pack, wherein:

    said low-speed interface circuit pack (5a-5h) accommodates one or a plurality of low-speed transmission lines and includes an output section for outputting a low-speed signal containing one or a plurality of time slots received from said low-speed transmission line to a plurality of high-speed interface circuit packs, and a path switch section for selecting one of the low-speed signals input from said high-speed interface circuit packs for each

time low-speed interface circuit packs for each time slot as a low-speed signal to be transmitted to one or a plurality of said low-speed transmission lines accommodated;

    said high-speed interface circuit pack (2a & 3a) accommodates at least a high-speed transmission line and is adapted to output/input a plurality of line signals each containing a predetermined number of time slots transmitted to and received from said high-speed transmission line accommodated, a plurality of line signals input/output by other high-speed interface circuit packs, and a plurality of low-speed signals input/output by said low-speed interface circuit packs, said high-speed interface circuit pack including a time slot assignment section (i.e., TSA 3a) having a first time slot assignment function between a plurality of line signals received from the said high-speed interface circuit packs on the one hand and the output low-speed signal on the other hand, and a second time slot assignment function between a plurality of line signals input from other high-speed interface circuit packs and transmitted to the high-speed transmission line accommodated on the one hand and the input low-speed signal on the other hand;

said add/drop multiplex circuit pack (TSI) is adapted to output/input a plurality of line signals input/output by each of said high-speed interface circuit packs and a low-speed signal containing one or a plurality of time slots input/output by each of the low-speed interface circuit packs, said add/drop multiplex circuit pack including a time slot section having the time slot interchange function between a plurality of line signals and a plurality of low-speed signals, and a line switch section (inherent at TSI) having a first line switch function for switching the line signal to be processed by said time slot interchange section and a second line switch function (inherent at TSI) for switching the time slots of the line signal to be processed by said time slot interchange section using the time slot interchange function of said time slot interchange section {col.7, lines 23-27};

said connecting circuit pack (i.e., VC-4 #2 at node 1; col.8, lines 49-51) is adapted to input/output the low-speed signal input/output by the high-speed interface circuit pack as a low-speed signal input/output by another high-speed interface circuit pack; and

the time slot assignment section (i.e., TSA 3a) of said high-speed interface circuit packs has the add/drop multiplex function of converting the line signals transmitted to and received from the high-speed transmission line into a plurality of low-speed signals directly output/input, the connecting circuit pack (i.e., VC-4 #1 or #2) in the first mode is replaced by an add/drop multiplex circuit pack, and the high-speed interface pack and the low-speed interface circuit pack are connected to the add/drop multiplex circuit pack in such a manner that a plurality of low-speed signals input/output by a plurality of high-speed interface circuit packs are output/input by said add/drop multiplex circuit pack as line signals output/input by a plurality of high-speed interface circuit packs, and the low-speed signals input/output by the add/drop multiplex circuit pack are output/input by the low-speed interface circuit pack as output/input low-speed signals.

3. Claims 1-2 are rejected under 35 U.S.C. 102(e) as being anticipated by Furuta (5,600,648).

Furuta discloses in figure 19 a multiplex conversion unit comprising a high-speed interface circuit pack (30a), a low-speed interface circuit pack (30d), an add/drop multiplex circuit pack (20) and a connecting circuit pack (30b, 30c).

4. Claims 1–2 are rejected under 35 U.S.C. 102(e) as being anticipated by Hurlocker (5,490,142).

Hurlocker discloses in figure 3 a multiplex conversion unit (110) comprising a high-speed interface circuit pack (112, 115), a low-speed interface circuit pack (145), an add/drop multiplex circuit pack (130, 170) and a connecting circuit pack (127).

5. Claims 1–2 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamamoto (5,546,403).

Yamamoto discloses in figures 4 &7 a multiplex conversion unit comprising a high-speed interface circuit pack (22, 21 at 2.4 Gbps), a

low-speed interface circuit pack (DS3x48 at 45 Mbps), an add/drop multiplex circuit pack (Add, TSA, TSI, SEL) and a connecting circuit pack (Mux, Demux).

6. Claims 1-2 are rejected under 35 U.S.C. 102(e) as being anticipated by Shioda (5,537,393).

Shioda discloses in figures 5&7 a multiplex conversion unit comprising a high-speed interface circuit pack (13 at high order), a low-speed interface circuit pack (add channel at low order), an add/drop multiplex circuit pack (20) and a connecting circuit pack (35, 21) {also, figs.3, 6, 8}.

7. Claims 1-2 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee (5,799,001).

Lee discloses in figure 1 a multiplex conversion unit comprising a high-speed interface circuit pack (STM-N Signal), a low-speed interface circuit pack (DSn Signal), an add/drop multiplex circuit pack (Add-Drop Part) and a connecting circuit pack (HVC Connection Matrix){also, fig.2-4,10}.

8. Claims 1-2 are rejected under 35 U.S.C. 102(b) as being anticipated by Hiramoto (5,471,476).

Hiramoto discloses in figures 4 and 7 a multiplex conversion unit comprising a high-speed interface circuit pack (oc-3 W), a low-speed interface circuit pack (Tel1, Trm2), an add/drop multiplex circuit pack (102 in fig.4; also see fig.7) and a connecting circuit pack (103).

9. Claims 1-2 are rejected under 35 U.S.C. 102(b) as being anticipated by Takatsu (5,311,501).

Takatsu discloses in figure 1 a multiplex conversion unit comprising a high-speed interface circuit pack (70), a low-speed interface circuit pack (81-89), an add/drop multiplex circuit pack (72-75) and a connecting circuit pack (76-80).

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phuongchau Ba Nguyen whose

telephone number is 703-305-0093. The examiner can normally be reached on Monday-Friday from 10:00 a.m. to 3:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huy Vu can be reached on 703-308-6602. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9314 for regular communications and 703-872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-4700.

*SPN*

Phuongchau Ba Nguyen  
Examiner  
Art Unit 2665

November 19, 2002

*Phuongchau Ba Nguyen*  
11/19/02